

Indian Institute of Information Technology, Allahabad

ELECTRONICS AND COMMUNICATION ENGINEERING DEPARTMENT

Course Name: Electrical Engineering Lab

EXPERIMENT NO: 1

Objective:

- a) To verify the Kirchoff's voltage law and Kirchoff's current law.


Materials/ Component Required :

Bread board, resistors, multimeter, DC power supply, connecting wires.

Theory:

KCL: KCL states that the total current entering a circuit's junction is exactly equal to the total current leaving the same junction. This idea by Kirchoff is commonly known as the Conservation of Charge.

KVL: KVL states that for a closed loop series path the algebraic sum of all the voltages around any closed loop in a circuit is equal to zero. This is because a circuit loop is a closed conducting path so no energy is lost.



$R_1 \parallel R_2$ means the parallel resistance of R_1 and R_2 .

Consider $R_1 = 10 \text{ k}$, $R_2 = 3.3 \text{ k}$ and $R_3 = 2.7 \text{ k}$
And $V_1 = 12 \text{ V}$, $V_2 = 5 \text{ V}$.

Calculation:

Result: